 |
GS820(E)32A
|
|
|
|
FT Access
Time
(ns) |
|
|
|
|
|
Verilog |
BSDL |
VHDL |
IBIS |
|
64K x 32 |
PL/FT |
3.3 V VDD; 2.5/3.3 V I/O |
8, 8.5, 9, 10, 11, 12, 18 |
180, 166, 150, 133, 100, 66, 4, 5, 6 |
T/GT |
Prod/
Pre-Qual
|
|
|
n/a |
|
n/a |
|
64K x 32 |
PL/FT |
3.3 V VDD; 2.5/3.3 V I/O |
8, 8.5, 10, 12 |
180, 166, 133, 4, 5 |
T/GT |
Prod/
Pre-Qual |
|
|
n/a |
|
n/a |
*Notes:
Spice models may be requested from our Applications Engineering Department here.
Denali models can be found here.
Synopsys models can be found here.
| Features |
.
FT pin for user-configurable flow through or pipeline operation
. Dual Cycle Deselect operation (GS820E32A)
. ZQ mode pin for user-selectable high/low output drive
. 3.3 V +10%/-10% core power supply
. 2.5 V or 3.3 V I/O supply
. LBO pin for Linear or Interleaved Burst mode |
. Internal input resistors on mode pins allow floating mode pins
. Byte Write (BW) and/or Global Write (GW) operation
. Internal self-timed write cycle
. Automatic power-down for portable applications
. JEDEC-standard package; available in RoHS-compliant package
|
|
